

UDC 004.052.3

A. N. KAMENSKIH, S. F. TYURIN

Perm National Research Polytechnic University, Russia

THE ANALYSIS OF REDUNDANT TRANSISTOR NETWORKS WITH DUPLICATION OF POWER SUPPLY IN TERMS OF RELIABILITY

Different designs with reservation of power supply are analyzed in this article. The developers of high reliable computing systems often use n-of-m reservation technique to provide fault-tolerance in a digital circuit. It is need three channels and special gate – voter (major) to traditional two-of-three reservation in most simple design. Tolerance to failures in power supply, gates and wires can be provided using of this technique at the same time triplication of voter should be used to provide tolerance to failures in voter. The authors proposed using of reservation at transistor-level in combination with n-of-m reservation because it provides more opportunities in optimization. At first, authors researched using of redundant gates in fault-tolerant computing systems, then reservation at transistor-level of pull-up and pull-down networks. In this paper, influence of power supply on a circuit reliability is analyzed and technique of reservation at transistor-level is improved.

Key words: reliability, fault-tolerance, reservation at transistor-level, supply voltage, triplication, n-of-m reservation, redundant gates.

Introduction

The development of high reliable computing systems is one of the most practical-oriented field of computing science. It includes such fields as synthesis of high reliable computing systems, analysis of high reliable computing systems etc. In critical systems, high reliability is reached using fault-tolerant (FT) structures [1]. In contrast to just high reliable systems, fault-tolerant systems designed to ignore failures of its blocks. Therefore, it does not need time to reconfiguration and can provide functionality without stops [2]. Fault-tolerance often is provided as n-of-m reservation (using of n-channels and special gate – voter or major-gate) [3]. Previously Authors showed that reservation of transistors (using redundant gates) better in terms of reliability than n-of-m reservation of units or gates [4-6]. For example, the redundant gates can be demanded in radiation-tolerant digital devices for aerospace or other critical fields [7-9]. One of the previous purposes was to develop the solutions for power supply reservation in redundant gates. The set of solutions for reservation of power supply is proposed and analyzed in this paper.

1. Reservation at CMOS transistor-level

Principles of reservation at CMOS transistor-level will be described on the example of the gate that have logic function (1) [10]:

$$P(NA, NB, NC) = NB \cdot NC \vee NA \cdot (NC \vee NB), \quad (1)$$

This function provides tolerance to faults. The

reliability probability of this gate can be calculated (2) using exponential model of time before failure distribution:

$$P_0 = e^{-10 \cdot \lambda \cdot t}, \quad (2)$$

where λ – failure rate;

t – time

To improve reliability by means of providing fault-tolerance relative to failures of transistors the reservation at transistor-level was proposed.

In this case, reservation is carried out as using of functionally complete tolerant (FCT) functions (3) at transistor-level, fig. 1 [11]:

$$f_i f_i \vee f_i f_i. \quad (3)$$




Fig. 1. Redundant major-gate schematic diagram at transistor-level using FCT-function (3)

Redundant major-gate (MG) have four time more transistors $4 \cdot 10 = 40$, speed parameter - the path from supply to output increases two time but it is normal for fault-tolerant circuits and also keeps within restriction on noise stability [12].

The logic function of redundant transistor network (RTD) will be saved in case of fault:

$$f_i \cdot f_i \vee f_i \cdot 1 = f_i, \quad (4)$$

$$f_i \cdot f_i \vee f_i \cdot 0 = f_i, \quad (5)$$

$$f_i \cdot f_i \vee f_i \cdot \bar{f}_i = f_i, \quad i = 1..3. \quad (6)$$

The reliability probability of redundant major-gate ($P(t)_{ftm}$) will be equal to (7). Failure rate of transistors is equal to $\lambda = 10^{-5}$ in all calculations:

$$P(t)_{ftm} = [e^{-4\lambda \cdot t} + 4 \cdot e^{-3\lambda \cdot t} (1 - e^{-\lambda \cdot t})]^{10}. \quad (7)$$

At the same time, FCT-functions can be applied not only to single transistors but also for a pull-up and a pull-down transistor network. In this case, many faults in one network is allowed.

Reliability probability of this redundant major-gate $P(t)_{ftm2}$ is equal to (8):

$$P(t)_{ftm2} = [e^{-20\lambda \cdot t} + 4 \cdot e^{-15\lambda \cdot t} (1 - e^{-5\lambda \cdot t})]^2. \quad (8)$$

Let us compare all reliability probabilities (2), (7), (8) with reliability probabilities of fault-tolerant circuits designed with use of triplication (9) and triplication with reservation of major-gate (10) to analyze it, fig.2:

$$P_3 = (3 \cdot e^{-2(10)\lambda \cdot t} - 2 \cdot e^{-3(10)\lambda \cdot t}) \cdot e^{-(10)\lambda \cdot t}, \quad (9)$$

$$P_{33} = (3 \cdot e^{-2(10)\lambda \cdot t} - 2 \cdot e^{-3(10)\lambda \cdot t}) \times \\ \times (3 \cdot e^{-2(10)\lambda \cdot t} - 2 \cdot e^{-3(10)\lambda \cdot t}). \quad (10)$$

It can be seen that triplication P_3 ($3 \cdot 10 + 10 = 40$ transistors) worse than circuit without redundancy P_0 (10 transistors). The P_{33} better than initial circuit but have maximum complexity $3 \cdot 10 + 3 \cdot 10 = 60$ transistors. The best reliability probability have P_{ftm} ($10 \cdot 4 = 40$ transistors). The P_{ftm2} and P_{33} are approximately equal in time interval [0,4000] but become worse than initial circuit in time interval [5000,8000], fig. 3.

Redundancy at transistor-level $P_{ftm}(t)$ shows best reliability. It happens because redundancy is used at the lowest level of each single transistor. In fact it is a lowest level of circuit design. Thus, as a hypothesis, the further increasing of reliability can be achieved only by using of new technologies for transistors. The price of

reliability is performance, energy consumption and complexity. In [6] authors showed that transistor-level reservation better than triplication from the point of view of energy-consumption in spite of the fact that it use more transistors in certain cases.




Fig.2. The reliability probability comparison of MG designed in different FT techniques




Fig.3. The reliability probability comparison of MG designed in different FT techniques

2. Reservation at CMOS transistor-level with power supply duplication

Power supply can be reserved in n-of-m fault-tolerant structures as each channel can have its own source. Let us improve proposed technique of fault-tolerant designing by adding possibilities of power supply reservation.

Use of FCT-functions is replacement of a single transistor by RTD. Each RTD have two inputs, it are sources of CMOS transistors, and one output, it is connected drains of CMOS transistors. Therefore, we

can use redundant source of CMOS transistor to connect redundant power supply, fig. 4.




Fig. 4. Redundant MG schematic diagram at transistor-level using FCT-function (3) with duplication of power supply

This improvement allows providing tolerance to failures in one power supply source. It does proposed technique of fault-tolerant designing be equal to two-of-three redundancy. Complexity of power supply will be set to 100λ . Thus, reliability probability taking into account reliability of power supply can be calculated as (11), (12), (13) and (14):

$$P(t)_{ftm} = [e^{-4\lambda \cdot t} + 4 \cdot e^{-3\lambda \cdot t}(1 - e^{-\lambda \cdot t})]^7 \times (1 - (1 - e^{-106\lambda \cdot t})^2), \quad (11)$$

$$P(t)_{ftm2} = [e^{-20\lambda \cdot t} + 4 \cdot e^{-15\lambda \cdot t}(1 - e^{-5\lambda \cdot t})]^1 \times (1 - (1 - e^{-120\lambda \cdot t})^2), \quad (12)$$

$$P_3 = (3 \cdot e^{-2 \cdot (110) \cdot \lambda \cdot t} - 2 \cdot e^{-3 \cdot (110) \cdot \lambda \cdot t}) \cdot e^{-(110) \cdot \lambda \cdot t}, \quad (13)$$

$$P_{33} = (3 \cdot e^{-2 \cdot (110) \cdot \lambda \cdot t} - 2 \cdot e^{-3 \cdot (110) \cdot \lambda \cdot t}) \times (3 \cdot e^{-2 \cdot (110) \cdot \lambda \cdot t} - 2 \cdot e^{-3 \cdot (110) \cdot \lambda \cdot t}). \quad (14)$$

To analyze received reliability probability the functions graphs should be presented, fig.5.

Correct operation cannot be guaranteed if failures in transistors and power supply occurs in one time. Thus, reduced redundant networks can be used to provide tolerance to failures of power supply without tolerance to failures of transistors. The complexity of such solution is equal to 150% of initial circuit complexity.

It use two pull-up networks and one pull-down network because GND power supplies can be joint. The correct work of this circuit was proved by simulation in CAD NI MultiSim. This reservation will be better if reliability of a power supply much worse in comparison with reliability of logic circuit, fig. 6.




Fig. 5. The reliability probability comparison of MG designed in different FT techniques taking into account reliability of power supply




Fig. 6. The reliability probability comparison of MG designed in different FT techniques taking into account reliability of power supply

Duplication (15) of power supply not much worse than reservation at transistor-level:

$$e^{-15\lambda \cdot t} (1 - (1 - e^{-100\lambda \cdot t})^2). \quad (15)$$

It happens because complexity of power supply much more complexity of circuit. Let us reduce complexity of power supply from 100λ to 10λ and see how it will influence on reliability, fig. 7.




Fig.7. The reliability probability comparison of MG designed in different FT techniques taking into account reliability of power supply

We can see that reservation at transistor-level still much better than all other solutions. Circuit with power source duplication better in terms of reliability than two-of-three redundant circuit. Thus, in certain cases reliability can be increased using only 50% increase complexity. Let us see, is it possible to provide tolerance to failures in power supply at the same time with tolerance to failures in transistors?

Circuit can be protected from multiple stuck-at faults with help of redundancy at transistor-level using FCT-functions. In one case, it will be FCT-functions for more variables but in another, it can be simple duplication of transistor networks. It demands 800% redundancy but it can be reduced using only one pull-down network. In this case, the reliability probability will become equal to (16), (17):

$$P(t)_{ftm} = [e^{-4\lambda \cdot t} + 4 \cdot e^{-3\lambda \cdot t} (1 - e^{-\lambda \cdot t})]^5 \times (1 - (1 - e^{-100\lambda \cdot t} \cdot [e^{-4\lambda \cdot t} + 4 \cdot e^{-3\lambda \cdot t} (1 - e^{-\lambda \cdot t})]^5)^2), \tag{16}$$

$$P(t)_{ftm2} = [e^{-20\lambda \cdot t} + 4 \cdot e^{-15\lambda \cdot t} (1 - e^{-5\lambda \cdot t})]^1 \times (1 - (1 - e^{-120\lambda \cdot t} \cdot [e^{-20\lambda \cdot t} + 4 \cdot e^{-15\lambda \cdot t} (1 - e^{-5\lambda \cdot t})]^2)). \tag{17}$$

Let see how it influence on reliability probability of circuit. In figure 8, reliability probability of power supply is equal to 10λ .

Conclusions

The designers of critical systems in which reliability has to be guaranteed without using time to repair (reconfiguration) can use only passively fault-tolerant designing techniques. Nowadays, n-of-m

reservation is most popular solution for such systems but development of digital technologies allows using new techniques. One of them it is use of redundant gates with redundancy at transistor-level. Previously we showed that use of redundant gates better than the deep two-of-three reservation in reliability, complexity and in certain cases performance but without taking into account reliability of power supply. Advantages and prospects of using redundant gates are shown in this paper. Summing up results, we can say that reservation at transistor-level it is a best alternative to traditional n-of-m reservation in the view of fault-tolerant designing. The development of digital technologies gives interesting opportunities; such parameters as performance, energy-consumption, and reliability become priority at the same time complexity stops being such significant [13, 14]. Therefore, in future designers of high-reliable computing systems will be able to use gates that are more redundant. For example, fault-tolerant structure with nine transistors.




Fig.8. The reliability probability comparison of MG designed in different FT techniques taking into account reliability of power supply

References (GOST 7.1:2006)

1. Siewiorek, D. P. *The theory and practice of reliable system design [Text] / D. P. Siewiorek, R. S. Swarz. – Digital press, 1982. – 772 p.*
2. Tyurin, S. *Redundant Baseses for Critical Systems and Infrastructures General Approach and Variants of Implementation [Text] / S. Tyurin, V. Kharchenko // Proceedings of the 1st Intrenational Workshop on Critical Infrastructures Safety and Security, Kirovograd, Ukraine 11-13, May, 2011. – 2011. – Vol. 2. – P. 300-307.*
3. *On the optimal design of triple modular redundancy logic for SRAM-based FPGAs [Text] / F. L. Kastensmidt et al. // Proceedings of the conference on Design, Automation and Test in Europe. – Vol. 2. – IEEE Computer Society, 2005. – P. 1290-1295.*

4. Kamenskih, A. N. Application of redundant basis elements to increase self-timed circuits reliability [Text] / A. N. Kamenskih, S. F. Tyurin // *Electrical and Electronic Engineering Conference (EIConRusNW), Proceedings of the 2014 IEEE NW Russia Young Researchers in.* – IEEE, 2014. – P. 47-50.

5. Kamenskikh, A. N. Features that provide fault tolerance of self-synchronizing circuits [Text] / A. N. Kamenskikh, S. F. Tyurin // *Russian Electrical Engineering.* – 2014. – T. 85, №. 11. – P. 677-682.

6. Kamenskih, A. N. Advanced approach to development of energy-aware and naturally reliable computing systems [Text] / A. N. Kamenskikh, S. F. Tyurin // *Young Researchers in Electrical and Electronic Engineering Conference (EIConRusNW), 2015 IEEE NW Russia.* – IEEE, 2015. – P. 75-77.

7. Mayer, R. C. Designing integrated circuits to withstand space radiation [Text] / R. C. Mayer, R. C. Lacoce // *Crosslink.* – 2003. – vol. 4, no. 2. – P. 30-35.

8. Каравай, М. Ф. Современные подходы к проблеме гарантоспособности: теория и практика [Текст] / М. Ф. Каравай // *Радиоелектронні і комп'ютерні системи.* – 2007. – №. 7. – С. 6–12.

9. Tyurin, S. F. Retention of functional completeness of Boolean functions under “failures” of the arguments [Text] / S. F. Tyurin // *Avtomatika i Telemekhanika.* – 1999. – №. 9. – P. 176-186.

10. Библиотека элементов для проектирования самосинхронных полужаказных микросхем серий 5503/5507 и 5508/5509 [Текст] / Ю. А. Степченко и др. – М. : ИПИ РАН, 2012. – 391 с.

11. Tyurin, S. F. The principle of recovery logic FPGA for critical applications by adapting to failures of logic elements [Text] / S. F. Tyurin, A. V. Grekov, O. A. Gromov // *World Applied Sciences Journal.* – 2013. – T. 26, №. 3. – P. 328-332.

12. Tyurin, S. F. A residual basis search algorithm of fault-tolerant programmable logic integrated circuits [Text] / S. F. Tyurin, O. A. Gromov // *Russian Electrical Engineering.* – 2013. – T. 84, №. 11. – P. 647-651.

13. Drozd, J. V. A Resource Approach to Development of the Green Technologies in Computer Systems and their Components [Text] / J. V. Drozd, M. A. Drozd // *Електротехнічні та комп'ютерні системи.* – 2013. – №. 12. – P. 91-94.

14. Drozd, J., Drozd, A., Maevsky, D., Shapa, L. The Levels of Target Resources Development in Computer Systems [Text] / J. Drozd, A. Drozd, D. Maevsky, L. Shapa // *Proc. IEEE East-West Design & Test Symposium.* – Kiev, Ukraine, 26-29 Sept. 2014. – P. 185 – 189.

Infrastructures Safety and Security, Kirovograd, Ukraine 11-13, May, 2011, 2011, vol. 2, pp. 300-307.

3. Kastensmidt, F. L. et al. On the optimal design of triple modular redundancy logic for SRAM-based FPGAs. *Proceedings of the conference on Design, Automation and Test in Europe-Volume 2.* IEEE Computer Society, 2005, pp. 1290-1295.

4. Kamenskih, A. N., Tyurin, S. F. Application of redundant basis elements to increase self-timed circuits reliability. *Electrical and Electronic Engineering Conference (EIConRusNW), Proceedings of the 2014 IEEE NW Russia Young Researchers in.* IEEE, 2014, pp. 47-50.

5. Kamenskikh, A. N., Tyurin, S. F. Features that provide fault tolerance of self-synchronizing circuits. *Russian Electrical Engineering,* 2014, vol. 85, no. 11, pp. 677-682.

6. Kamenskih, A. N., Tyurin, S. F. Advanced approach to development of energy-aware and naturally reliable computing systems. *Young Researchers in Electrical and Electronic Engineering Conference (EIConRusNW),* 2015, IEEE NW Russia, IEEE, 2015, pp. 75-77.

7. Mayer, R. C., Lacoce, R. C. Designing integrated circuits to withstand space radiation. *Crosslink,* 2003. vol. 4, no. 2, pp. 30-35.

8. Karavay, M.F. Sovremennye podhody k probleme garantospobnosti: teoriya i praktika" [Modern approaches to problem of dependability systems: theory and practice], *Radioelektronni i komp'yuterni systemy,* 2007, no. 7, pp. 6-12.

9. Tyurin, S. F. Retention of functional completeness of Boolean functions under “failures” of the arguments. *Avtomatika i Telemekhanika,* 1999, no. 9, pp. 176-186.

10. Stepchenkov, Y. A. et al. Biblioteka elementov dlya proektirovaniya samosinkhronnykh poluzakaznykh BMK mikroskhem seriy 5503/5507 i 5508/5509 [Library of elements for designing self-timed semicustom VLSI 5503/5507 and 5508/5509]. Moscow, IPI RAN Publ., 2012. 391 p.

11. Tyurin, S. F., Grekov, A. V., Gromov, O. A. The principle of recovery logic FPGA for critical applications by adapting to failures of logic elements. *World Applied Sciences Journal,* 2013, vol. 26, no. 3, pp. 328-332.

12. Tyurin S. F., Gromov, O. A. A residual basis search algorithm of fault-tolerant programmable logic integrated circuits. *Russian Electrical Engineering,* 2013, vol. 84, no. 11, pp. 647-651.

13. Drozd, J. V., Drozd, M. A. A Resource Approach to Development of the Green Technologies in Computer Systems and their Components. *Elektrotekhnichni ta komp'yuterni systemy,* 2013, no. 12, pp. 91-94.

14. Drozd J., Drozd A., Maevsky D., Shapa L. The Levels of Target Resources Development in Computer Systems. *Proc. IEEE East-West Design & Test Symposium.* Kiev, Ukraine, 26 – 29 Sept. 2014, pp. 185-189.

References (BSI)

1. Siewiorek, D. P., Swarz, R. S. *The theory and practice of reliable system design.* – Digital press, 1982. 772 p.

2. Tyurin, S., Kharchenko, V. Redundant Bases for Critical Systems and Infrastructures General Approach and Variants of Implementation. *Proceedings of the 1st International Workshop on Critical*

Поступила в редакцію 2.03.2016, рассмотрена на редколлегии 14.04.2016

АНАЛИЗ НАДЕЖНОСТИ ИЗБЫТОЧНЫХ ТРАНЗИСТОРНЫХ СЕТЕЙ С ДУБЛИРОВАНИЕМ ИСТОЧНИКА ПИТАНИЯ

А. Н. Каменских, С. Ф. Тюрин

В статье анализируются различные проекты отказоустойчивых проектов с резервированием источника питания. Разработчики высоконадежных вычислительных систем часто используют мажоритарное резервирование для обеспечения отказоустойчивости в цифровых схемах. Оно требует три канала и мажоритарный элемент в классическом трехканальном резервировании, которое обеспечивает устойчивость к отказам в источнике питания, логических элементах схемы и соединениях. Однако, необходимо резервировать мажоритарные элементы, чтобы обеспечить полную отказоустойчивость. Авторы предлагают использование резервирования на транзисторном уровне в комбинации с мажоритарным резервированием, что позволяет лучше оптимизировать получаемые схемы. В начале, было исследовано применение элементов с избыточным базисом в высоконадежных вычислительных системах, затем резервирование транзисторных сетей. В этой статье исследуется влияние источника питания на надежность вычислительной системы и способы резервирования источника питания в избыточных транзисторных структурах.

Ключевые слова: надежность, отказоустойчивость, резервирование на транзисторном уровне, источник питания, троирование, мажоритарное резервирование, логические элементы с избыточным базисом.

АНАЛІЗ НАДІЙНОСТІ НАДЛИШКОВИХ ТРАНЗИСТОРНИХ МЕРЕЖ З ДУБЛЮВАННЯМ ДЖЕРЕЛА ЖИВЛЕННЯ

А. М. Каменських, С. Ф. Тюрін

У статті аналізуються різні проекти відмовостійких проектів з резервуванням джерела живлення. Розробники високонадійних обчислювальних систем часто використовують мажоритарне резервування для забезпечення відмовостійкості в цифрових схемах. Воно потребує три канали і мажоритарний елемент в класичному трьохканальному резервування, яке забезпечує стійкість до відмов в джерелі живлення, логічних елементах схеми і з'єднаннях. Однак, необхідно резервувати мажоритарні елементи, щоб забезпечити повну відмовостійкість. Автори пропонують використовувати резервування на транзисторному рівні в комбінації з мажоритарним резервуванням, що дозволяє краще оптимізувати одержувані схеми. На початку, було досліджено застосування елементів з надмірним базисом в високонадійних обчислювальних системах, потім резервування транзисторних мереж. У цій статті досліджується вплив джерела живлення на надійність обчислювальної системи і способи резервування джерела живлення в надлишкових транзисторних структурах.

Ключові слова: надійність, відмовостійкість, резервування на транзисторному рівні, джерело живлення, троювання, мажоритарне резервування, логічні елементи з надмірним базисом.

Каменских Антон Николаевич – аспирант, ассистент, Пермский национальный исследовательский политехнический университет, Пермь, Россия, e-mail: kamenskikh.anton@gmail.com.

Тюрин Сергей Феофентович – д-р техн. наук, профессор, заслуженный изобретатель РФ, профессор кафедры АТ, Пермский национальный исследовательский политехнический университет, Пермь, Россия, e-mail: tyurinsergfeoyandex.ru.

Kamenskikh Anton Nikolaevich – PhD student, assistant lecturer, Perm National Research Polytechnic University, Perm, Russia, e-mail: kamenskikh.anton@gmail.com.

Tyurin Sergey Feofentovich – doctor of engineering science, professor, famous inventor of Russian Federation, department of Automation and Remote control, Perm National Research Polytechnic University, Perm, Russia, e-mail: tyurinsergfeoyandex.ru.